This paper deals with computer simulation of Dual Flyback Inverter (DFBI) for low cost photovoltaic applications. Efficiency of DFBI is investigated with standard IGBT transistors, CoolMOS MOSFETs and modern silicon carbide (SiC) JFETs. Critical parameters which are influencing efficiency of active clamp DFBI are described. DFBI can be used not only for active power generation but also for reactive power generation.
Introduction
Theory of operation of DFBI is well described together with its control algorithm for example in [1] or [2] . The principle of DFBI is based on boost inverter shown on Fig. 1 .
Fig. 1 Boost inverter
Boost inverter is composed of two two-quadrant (bidirectional) DC-DC converters with independent operation. The output voltages V 1 , V 2 can be controlled using transistors T1, T2 ,T3 and T4 (V 1 and V 2 have to be higher than V in to prevent uncontrolled charging of capacitors C 1 , C 2 ). If it is necessary for example to increase the voltage V 1 then the transistor T4 is turned on and energy is accumulated in L 1 . As soon as T4 will be turned off, the energy from L 1 will be moved to output capacitor C 1 (through body diode of T1) what will increase its voltage. The DC-DC converter in this mode operates as the boost stage. If voltage V 1 should be decreased then at first transistor T1 will be turned on. This will cause that energy from output capacitor C 1 will move to inductor L 1 . The voltage V 1 will start to decrease in this case. As soon as T1 will be turned off, the energy from L 1 through body diode of T4 will be recuperated to input voltage source V in (reverse energy flow mode). The DC-DC converter in this mode operates as buck converter. Let's assume that we will control V 1 , V 2 voltages in the way that they will be harmonic (with DC offset higher than V in ) but phase shifted by 180°. This will cause that also the grid voltage will be harmonic (with double amplitude in comparison to amplitude of AC part of voltages of both capacitors). The grid voltage will be without the DC offset as both output capacitors C 1 , C 2 have the same DC offset with the same polarity. DFBI is derived from boost inverter by replacing L 1 , L 2 inductors with Flyback transfomers. This will cause that input and output of DFBI will be galvanically insulated what prevents safety related issues in photovoltaic systems (the galvanically not insulated PV inverters usually include ground fault detection circuit which disconnects output relay of inverter when fault leakage current to ground is detected). The circuit diagram of DFBI is shown on Fig.3 . In the way to increase the efficiency of DFBI the active clamp reset circuit was add to DFBI topology which is represented by active clamp switch S2, clamp capacitor C c , resonant inductor L r and resonant capacitor C r . The theory of operation of active clamp reset circuit is described for example in [4] or [5] . The authors already build active clamp DFBI with output power 1500W based on IGBT transistors with peak efficiency 92% and Euroeta efficiency 89.1%. These are good results for this single stage low cost PV inverter topology. Still the question was if the efficiency of this low cost topology can be further increased using new high voltage MOSFETs and SiC JFET transistors. Computer simulation with these switching devices was performed prior to starting modification of experimental prototype. Efficiency simulation results are presented in this paper. 
Efficiency Simulation of Active Clamp DFBI with SiC Devices

Design Considerations of Active Clamp DFBI Prior to Performing the Simulation
Several experiments were performed with experimental prototype on Fig The rate of decay of body diode S3 current (during the commutation of current from S3 to S1) is limited and according to [5] for active clamp flyback converter can be approximately calculated as follows:
The p is Flyback transformer turns ratio. The equation says that if we increase resonant inductor size then rate of decay of body diode current will be lower to ensure soft commutation from S3 to S1. Unfortunately there is still problem with reverse recovery of body diode S3 which causes current imbalance between resonant inductor current and magnetizing current of Flyback transformer. This current imbalance will cause voltage spikes on S3 switch during reverse recovery of body diode of S3. Therefore it is necessary to choose on position S3 the transistor with extremely fast body diode, e.g. V-type JFET with intrinsic SiC diode. Resonant inductor L r size then makes sense to keep small just to ensure zero voltage turn-on of S1, S2 (high value of L r will cause again voltage spikes on S3 switch during reverse energy flow from output capacitors to input power source when S3 transistor is conducting instead of its body diode). Simulation voltage and currents for V-type SiC JFET on position S3 is shown on Fig. 4 . When V-type SiC JFET is turned on then it is capable to conduct the current in both directions (it behaves as low ohm resistor). High speed antiparallel SiC diode reduces voltage spike over S3 during reverse recovery. The delay time T delay and resonant capacitor C r can be analyzed as soon as resonant inductor value is known and S3 transistor with high speed body diode is selected. The delay time should be set to minimum possible value (based on datasheet parameters of used transistors). Once the delay time is know the resonant capacitor size Cr can be calculated: Low value of resonant capacitor will improve the situation in reverse energy flow mode when S3 transistor conducts (instead of its body diode) and body diode of S1 conducts (instead of transistor S1). Reverse energy flow occurs in the situation when the voltage of output capacitors C 1 , C 2 has to be decreased (recuperation of energy from capacitors to input voltage source).
Description of Simulation Model
The computer simulation was performed using SIMetrix simulation software. The simulation model considered switching and conduction losses of transistors and diodes, conduction and magnetic losses of wound components, ESR losses in capacitors and power losses in discrete resistors. Additional 6 Watts of losses were add to simulation results in the way to consider power consumption of control and drive circuits of active clamp DFBI.
The Tab. 2. Overview of passive components used in computer simulation
Efficiency Simulation Results
Reached efficiency simulation results with different types of switching devices at minimum, nominal and maximum input voltage are shown on Fig.6 , Fig.7 and Fig.8 
Conclusion
It was confirmed according to expectation that it is possible to increase efficiency of active clamp DFBI using SiC devices. For low cost solution (based on reached results) it makes sense to use CoolMOS MOSFETs on S1, S2 positions together with SiC JFET on S3 position. This solution will mean nearly the same peak efficiency. Euro -Eta efficiency will drop nearly by one percent. All the simulations were performed with switching frequency of 25kHz. For CoolMOS/ SiC JFET solution makes sense to perform additional simulation at higher switching frequencies to find out best efficiency/cost compromise. As the last step the simulation results have to be verified on experimental prototype.
